Senior Verification Engineer (Remote)

AI overview

Collaborate with design and architecture teams to ensure comprehensive verification of complex SoC designs through hands-on analysis and development of advanced UVM-based environments.

We’re looking for a Senior Verification Engineer to play a key role in verifying complex SoC and subsystem designs. You’ll work hands-on with design and architecture teams to ensure functionality, quality, and coverage goals are met across multiple projects.

Responsibilities

  • Analyze architectural specifications and define verification requirements.
  • Develop and maintain UVM-based verification environments.
  • Create detailed test plans and develop corresponding test cases.
  • Debug functional issues and contribute to root-cause analysis.
  • Collaborate closely with design and architecture teams to align milestones and quality metrics.

Qualifications

  • Bachelor’s or Master’s degree in EE, CS, or a related field.
  • 7–10+ years of experience in verification or similar roles.
  • Strong SystemVerilog and UVM expertise.
  • Familiarity with Linux and standard EDA tools.
  • Thorough understanding of the pre-silicon design and verification flow.
  • Excellent communication, documentation, and teamwork skills.

Preferred / Plus

  • Proven experience with coverage closure.
  • Background in debugging complex designs.
  • Strong analytical and problem-solving mindset.
Get hired quicker

Be the first to apply. Receive an email whenever similar jobs are posted.

Ace your job interview

Understand the required skills and qualifications, anticipate the questions you may be asked, and study well-prepared answers using our sample responses.

Engineer Q&A's
Report this job
Apply for this job