Digital Design & Verification Engineer (Contractor)

Digital Design & Verification Engineer - Power Management ICs

Job Type: Contract 6 months, potential opportunity to join fulltime

Location: Torrance, CA - Hybrid (on-site in Torrance, CA minimum 3 days week)

Department: Digital ASIC/FPGA Design

Experience Level: Senior (T4)

Competitive hourly rate: $80-$100 per hour

About Claros

Claros innovates at the intersection of power and compute. We build advanced semiconductor power management solutions that improve AI compute capacity, efficiency and reliability. Claros is an early-stage startup company located in Torrance, CA.  

• Work on cutting-edge PMICs enabling efficient power solutions for next-gen systems
• Collaborate with industry veterans in digital, analog, and mixed-signal design
• Opportunity to grow in both digital verification and power management domains
• Supportive, innovative environment with technical mentorship and growth potentia

About The Team

We are open-minded, fast paced, problem solvers that value open dialogue and candor. Our passion is to challenge the status-quo and we embrace transformational thinking.  Our response is never “no, but….” instead “yes, if….”.  We are mindful of our personal and organizational blinders and try to build an environment where our team members are At Their Best.

About The Role

We are seeking a motivated and detail-oriented Design & Verification Engineer to join our team in the development of digitally controlled power management integrated circuits (PMICs). The ideal candidate will have a strong foundation in ASIC design methodologies, with hands-on experience in timing closure, design optimization, and functional verification. This role spans the full lifecycle of PMIC digital design from RTL development and simulation through post-silicon validation using FPGA platforms.

What You Will Do

• Design and implement digital blocks within PMICs using Verilog/SystemVerilog and standard ASIC design flows.
• Participate in pre-silicon simulation and verification using Cadence tools and standard cell libraries.
• Support ASIC tape-out activities, including synthesis, static timing analysis, and design signoff.
• After silicon returns from the foundry, focus on developing FPGA-based test builds (using Xilinx tools) to validate and characterize fabricated PMIC silicon.
• Interface and integrate digital control logic with analog/mixed-signal blocks commonly found in power management applications.
• Write and maintain automation scripts for regression testing, build flows, and hardware validation.
• Collaborate with cross-functional teams including analog designers, layout, validation, and test engineers to ensure robust and reliable PMIC design.

What You Bring

• B.S. or M.S. in Electrical Engineering, Computer Engineering, or a related field.
• 10 years industry experience
• Experience with RTL coding using SystemVerilog
• Experience developing SystemVerilog testbenches with targeted and/or constrained-random test cases for functional verification.
• Familiarity & experience in leveraging simulation and verification features
• Assertions, Linting, Threading
• Metric Driven Verification (Code, Conditional Branch, Toggle, FSM Branch, Functional, etc.)
• Experience debugging hardware in a lab environment using benchtop equipment: oscilloscopes, waveform generators, power supplies, logic analyzers
• Solid understanding of ASIC design flows including RTL design, synthesis, timing closure, and verification.
• Experience with digital simulation tools (e.g., Xcelium, Questa, Vivado Simulator).
• Experience with FPGA development using Xilinx tools (Vivado, ISE) for prototyping and silicon validation.
• Proficient in scripting (Python, TCL, Perl) for automation and test.
• Strong digital design fundamentals and hardware debugging skills.
• Proficient with versioning software (Git)
• Excellent analytical and debugging skills
• Effective communication and documentation habits
• Proactive, detail-oriented, and committed to high-quality work
• Comfortable working in cross-functional teams and fast-paced environments

What Is Helpful

• Experience with post-silicon validation and debug of PMICs or mixed-signal ICs.
• Familiarity with standard cell libraries and digital integration in mixed-signal environments.
• Knowledge of digital control systems for power regulation, sequencing, or monitoring.
• Familiarity with Cadence digital implementation tools (Genus, Innovus, Conformal).
• Experience in hardware/software co-design and test automation.