We are seeking a highly skilled Analog/IO Layout Lead Engineer with 8-12 years of experience to design and implement complex analog and mixed-signal IC layouts. The ideal candidate will have a strong background in analog/IO design principles, hands-on experience with layout tools, and a passion for solving challenging technical problems.
Key Responsibilities:
- Develop and optimize analog and mixed-signal IC layouts, ensuring high performance and manufacturability.
- Collaborate with design engineers to understand design requirements and translate them into precise layouts.
- Strong experience in debugging DRC, ERC,LVS and PERC issues independently.
- Work closely with the physical design team to integrate analog/IO blocks into the overall chip design.
- Identify and resolve layout-related issues, providing creative solutions to meet design specifications.
- Conduct design reviews and provide technical feedback to improve layout practices and methodologies.
- Stay up-to-date with industry trends, tools, and technologies to continuously enhance layout processes.
Qualifications
- 8-12 years of experience in analog and mixed-signal IC layout design.
- Proficiency in layout tools such as Cadence, Synopsys, or Mentor Graphics.
- Hands-on experience with custom layout design for various analog and IO circuits is required, including expertise in Bandgap references, LDOs, Clocking circuits, GPIOs, DDR IOs, and ESD circuits.
- Familiarity with custom digital layout (i.e. high speed logic paths).
- Knowledge of signal integrity issues (i.e. clock/data routes, differential routing, shielding).
- Strong understanding of analog/IO design principles, including circuit performance and parasitic effects.
- Aware of layout techniques to mitigate ESD, latch-up issues.
- Holds advanced knowledge of CMOS and FinFET technologies and their impact on design and performance issues in deep sub-micron process nodes, specifically 7nm and below.
- Experience with layout concepts that incorporate reliability considerations, including techniques for managing electromigration (EM), IR drop, and self-heating.
- Experience with layout optimization for power, performance, and area (PPA) metrics.
- Excellent problem-solving skills and attention to detail.
- Effective communication and teamwork abilities.
Preferred Skills:
- Knowledge of scripting languages (e.g., Skill,TCL and SVRF) for automation tasks.
Bachelor’s or Master’s degree in Electronics or Electrical Engineering
All your information will be kept confidential according to EEO guidelines.
